Sign up for GigaIO News
Envelope
Necessary cookies are absolutely essential for the website to function properly. This category only includes cookies that ensures basic functionalities and security features of the website. These cookies do not store any personal information.
Any cookies that may not be particularly necessary for the website to function and is used specifically to collect user personal data via analytics, ads, other embedded contents are termed as non-necessary cookies. It is mandatory to procure user consent prior to running these cookies on your website.
Alan is one of the visionaries behind GigaIO’s innovative solution. He was most recently COO of Pulse Electronics – $800M communication components and subsystem supplier and previously CEO of Excelsus Technologies. Earlier he helped lead PDP, a true start-up, to a successful acquisition by a strategic buyer for $80M in year three. He started his career at Hewlett-Packard in Sales Support and quickly moved into management positions in Product Marketing and R&D. Alan graduated from Duke University with a BSEE in Electrical Engineering and attended Harvard Business School AMP program, as well as UCSD LAMP program.
Joey is a 25-year industry veteran, having held executive positions at Magma, Patriot Scientific and Metacomp. Joey has been instrumental in the development of a Unified System Area Network with PCI Express as the fabric and is the inventor of all of the IP associated with it. He has defined the software, hardware and the system architecture of the prototype Switch implementation and has been responsible for the design implementation. Having originated several patents in the areas of communication and image processing, Joey holds a Master’s degree in EE from SUNY and a Bachelor’s degree in Electrical Engineering from Indian Institute of Technology (IIT), India.
With previous experience as a GM and VP of Sales at Mellanox Technologies, Marc comes to GigaIO with direct expertize in the high performance interconnect market. At Mellanox, Marc achieved significant wins in Enterprise and Government HPC clusters. He is an experienced senior sales and business development executive with early stage and public companies, most recently as Senior Sales Director at Netronome Systems, winning high profile customers in the Cloud, Software Defined Networking (SDN) and Network Virtualization (NFV) markets.
Prior to joining Mellanox Marc held senior executive marketing and sales positions in the US and EMEA for Galileo Technology which was acquired by Marvell. Marc was responsible for building and growing the sales organization in EMEA winning many high profile customers in the telecom and networking markets.
Marc also held senior marketing and product definition positions in the US for Quality semiconductor (later acquired by IDT) and business development in EMEA for Annapurna Labs (acquired by Amazon).
Marc holds an undergraduate degree in Electronic and Electrical Engineering and a postgraduate degree in Electronic and Digital Signal Processing Engineering from Westminster University, London.
Steve has held senior VP Marketing positions for HPC and Enterprise vendors. Steve was most recently Vice President of Marketing and Solutions of the Hitachi Server Group. Previously, Steve served as VP of Marketing at Sun Microsystems Enterprise Systems Products Group responsible for the mid-range and high-end Sun Fire and Sun Enterprise servers. He was executive sponsor for several high profile customers in Asia and also responsible for Sun’s High-Performance Computing initiatives and the Data Center Insight Programs leading solution programs for data center consolidation and mainframe migration. Before joining Sun, Steve was a founding partner in a technology consulting company working with early stage technology and Internet start-ups helping raise over $300M. He served on the boards of and as interim CEO/CMO of several early-stage technology companies. Steve was Vice President of Marketing at FPS Computing and held executive positions at Convex.
Robin O’Neill is a computer R&D executive with a history of version 1.0 innovation for companies such as Western Digital, Hewlett Packard, PolyServe (acquired by HP), Intel, the Advanced Computer Research Institute (Lyon, France), Sequent Computer Systems, and The Lawrence Livermore National Laboratory. Most recently, he was head of WDLABS, leading the exploration and incubation of emerging systems, software, and new business opportunities for Western Digital.
His more notable joint contributions include the Computational Flash Storage architecture at Western Digital, the industry’s first fully-symmetric clustered filesystem at PolyServe, the Decoupled-loop Pipelining CPU at the Advanced Computer Research Institute in France, the industry’s first commercial NUMA system and first commercial SMP system at Sequent, the IEEE POSIX standard, and the Unix-based time-sharing supercomputer operating system at LLNL.
Mr. O’Neill holds a Bachelor of Arts degree in Mathematics from the University of Utah.
Niraj has over 20 years of industry experience in strategic and product marketing, product management, business development, customer applications and advanced silicon engineering. He has held senior leadership roles and led global, cross-functional teams to support these disciplines. Niraj was instrumental in driving numerous successful networking products at Nortel Networks, Quake Technologies, AppliedMicro, Snowbush, Gennum, Semtech and Rambus. He has defined, developed and supported carrier grade hardware and software for the world’s leading telecom, enterprise and cloud customers. His past projects include Ethernet PHYs, core Internet switches, metro optical routers, high-speed silicon IPs and PCI Express products. Niraj holds a Bachelor of Computer Engineering from McGill University and an MBA from Cornell University.
Scott has an extensive background in high speed networking, accelerators and security from working at companies like Cray Research and Sun Microsystems. Leveraging this background, he created the FabreX software architecture supporting Redfish Composability Service, NVMe-oF, GPU Direct RDMA, accelerators, MPI and TCP/IP all with a single PCI-compliant interconnect. He has built the engineering team at GigaIO from the ground up to implement a singular vision of FabreX as an open source, standards-based ecosystem. Scott’s previous experience includes Prisa Networks, a Fiber Channel startup, where he helped drive the shift from an arbitrated loop to switch based topologies. His many years working as an expert consultant helps him drive key intellectual property development at GigaIO. Scott holds a BS in computer science from UC Santa Barbara.
#SC20 – GigaIO Introduces the Industry’s First PCIe 4.0 Fully Managed Accelerator Pooling Appliance for the Composable Data Center